

1. A method comprising:
executing an instruction associated with a condition, the executing comprising:
(i) performing both a first operation designated by the instruction to produce a first result and a second operation to produce a second result, and
(ii) associating both the first result and the second result with the condition.

2. The method of claim 1, wherein the performing comprises performing the first operation using at least one operand for the instruction to produce the first result and performing the second operation to produce an operand for the instruction as the second result.

3. The method of claim 1, wherein the instruction is a conditional micro-operation and wherein the method comprises decoding a macro-instruction in a branch instruction path of a program to produce the conditional micro-operation.

4. The method of claim 1, comprising retiring the first result or the second result based on how the condition is resolved.

5. The method of claim 1, comprising:
executing another instruction dependent on the executed instruction, the executing the other instruction comprising:
(i) performing an operation designated by the other instruction on the first result to produce a third result and on the second result to produce a fourth result, and
(ii) associating both the third result and the fourth result with the condition.

6. The method of claim 5, comprising retiring the third result or the fourth result based on how the condition is resolved.

Draft A1 → A method comprising:

- (a) identifying a conditional branch instruction in a program;
- (b) associating a condition for the identified conditional branch instruction with one

or more instructions in one or more branch instruction paths for the conditional branch

instruction to produce one or more conditional instructions; and

- (c) executing each conditional instruction, the executing comprising:

- (i) performing both a first operation designated by the conditional instruction to produce a first result and a second operation to produce a second result, and

- (ii) associating both the first result and the second result with the condition.

8. The method of claim 7, wherein the performing comprises performing the first operation using at least one operand for the conditional instruction to produce the first result and performing the second operation to produce an operand for the conditional instruction as the second result.

9. The method of claim 7, wherein the identifying comprises identifying a conditional forward branch instruction.

Sub A1

10. The method of claim 7, wherein the identifying comprises identifying a conditional branch instruction having a fall through branch instruction path having less than or equal to a predetermined number of instructions and/or a conditional branch instruction having a target branch instruction path having less than or equal to a predetermined number of instructions.

11. The method of claim 7, wherein the identifying comprises identifying a conditional branch instruction that is not predictable within a predetermined degree of accuracy.

12. The method of claim 7, wherein each conditional instruction is a conditional micro-operation and wherein the method comprises decoding one or more macro-instructions in the branch instruction path to produce one or more conditional micro-operations.

13. The method of claim 7, comprising retiring the first result or the second result based on how the condition is resolved.

14. The method of claim 7, comprising:

(d) executing another instruction dependent on the executed instruction, the executing the other instruction comprising:

(i) performing an operation designated by the other instruction on the first result to produce a third result and on the second result to produce a fourth result, and

(ii) associating both the third result and the fourth result with the condition.

pub A1

15. The method of claim 14, comprising retiring the third result or the fourth result based on how the condition is resolved.

16. A processor comprising:
an operation unit to perform an operation designated by a conditional instruction on one or more operands for the conditional instruction to produce a first result;
a bypass bus to present an operand for the conditional instruction as a second result; and
a memory to store a condition associated with the conditional instruction in association with the first result and the second result.

17. The processor of claim 16, comprising a conditional branch processing unit to associate a condition for a conditional branch instruction with one or more instructions in one or more branch instruction paths for the conditional branch instruction to produce one or more conditional instructions.

18. The processor of claim 16, wherein the conditional instruction is a conditional micro-operation, and wherein the processor comprises a decoder to decode macro-instructions of a program into micro-operations.

19. A processor comprising:
a first operation unit to perform an operation designated by an instruction on one or more operands for the instruction to produce a result;

a second operation unit to perform the operation designated by the instruction on one or more operands for the instruction to produce a result;

a bypass bus to present an operand for the instruction as a result;

a multiplexer to selectively output either the result produced by the first operation unit or the result presented by the bypass bus; and

a memory to store a condition in association with the result output by the multiplexer and/or the result produced by the second operation unit.

20. The processor of claim 19, comprising:

another bypass bus to present an operand for the instruction as a result; and

another multiplexer to selectively output either the result produced by the second operation unit or the result presented by the other bypass bus.

21. The processor of claim 19, wherein the first operation unit performs the operation on a first result of a conditional instruction to produce a third result, the second operation unit performs the operation on a second result of a conditional instruction to produce a fourth result, the multiplexer outputs the third result, and the memory stores a condition associated with the conditional instruction in association with the third result and the fourth result.

22. A processor comprising:

(a) a dispatch/execute unit to dispatch and execute instructions for a program out of order, the dispatch/execute unit comprising an execution unit to perform both a first operation designated by a conditional instruction to produce a first result and a second operation to produce

sub A a second result and to associate both the first result and the second result with a condition associated with the conditional instruction;

- (b) a reorder buffer to store results of executed instructions; and
- (c) a retire unit to retire results of executed instructions, the retire unit to retire the

first result or the second result based on how the condition is resolved.

23. The processor of claim 22, comprising a conditional branch processing unit to associate a condition for a conditional branch instruction with one or more instructions in one or more branch instruction paths for the conditional branch instruction to produce one or more conditional instructions.

24. The processor of claim 22, comprising a fetch/decode unit to fetch macro-instructions of the program and to decode the fetched macro-instructions into micro-operations, wherein the dispatch/execute unit dispatches and executes micro-operations.

25. The processor of claim 22, the execution unit to perform an operation designated by another instruction on a first result of a conditional instruction to produce a third result and on a second result of a conditional instruction to produce a fourth result and to associate both the third result and the fourth result with a condition.

26. A computer system comprising:

- (a) a memory to store instructions of a program; and

Draft 1

(b) a processor to perform both a first operation designated by a conditional instruction to produce a first result and a second operation to produce a second result and to associate both the first result and the second result with a condition associated with the conditional instruction.

27. The computer system of claim 26, the processor to perform an operation designated by another instruction on a first result of a conditional instruction to produce a third result and on a second result of a conditional instruction to produce a fourth result and to associate both the third result and the fourth result with a condition.

28. The computer system of claim 26, wherein the processor comprises:

- (i) a fetch/decode unit to fetch macro-instructions of the program and to decode the fetched macro-instructions into micro-operations;
- (ii) a dispatch/execute unit to dispatch and execute the micro-operations out of order, the dispatch/execute unit comprising an execution unit to perform the first operation and the second operation and to output the first result and the second result in association with the condition;
- (iii) a reorder buffer to store results of executed micro-operations; and
- (iv) a retire unit to retire results of executed micro-operations, the retire unit to retire the first result or the second result based on how the condition is resolved.

29. The computer system of claim 26, wherein the processor comprises a conditional branch processing unit to associate a condition for a conditional branch instruction with one or more

sub A)
instructions in one or more branch instruction paths for the conditional branch instruction to produce one or more conditional instructions.

30. The computer system of claim 26, comprising:
a memory controller hub to provide an interface to the memory; and
an input/output controller hub.